INTRODUCTION
Gallium Arsenide epitaxy on Silicon substrates has reveived considerable attention over the last years, and the quality of the layers has been dramatically improved. Although successful demonstration devices have been reported the properties of the GaAs heteroepitaxial layers have still to be improved. This implies the reduction or elimination of the crystalline defects -twins and dislocations-present in these layers, specially near the layer-substrate interface. Even if post-growth annealing (in or ex situ) can be used to overcome this problem, specific growth procedures preventing defect formation during the growth should be preferred.
In addition, low temperature processes have to be developed to reduce the interdiffusion problems at the GaAs-Si interface (namely Si diffusion into GaAs) and to permit fabrication of co-integrated structures.
Among the mechanisms giving rise to the aforementioned crystal defects, the threedimensional mode (3D-growth) of the heteroepitaxial GaAs nucleation is often invoked. Here, a growth technique is proposed which favors layer-by-layer nucleation (2D-growth) of the GaAs heteroepitaxial layer.
As the technique used for the Si substrate preparation requires heating of the substrate to only 600'C for 10 minutes and as the proposed nucleation procedure works at 400'C, both steps offer promising prospects for low temperature processing in GaAs/Si molecular beam epitaxy (MBE). Finally, the results presented show that extended defects like twins are eliminated in the early stage of growth.
-EXPERIMENTAL
An ultra-high vacuum MHE system provided with two main chambers, an Auger electron spectrometer (AES) and an electron diffraccometer (RHEED), was used in this study.
The Si substrates were (100), 2' misoriented towards [011] . The preparation of the substrates has been described elsewhere [1] ; it is briefly recalled here as part of the low temperature process : the substrates, with a protective layer of thermally grown Si02, were first etched using an HF: ethanol solution to remove this oxide just before loading into the vacuum chamber. AES reveals that, at this point, the surface ia devoid of any traces of 0 or C contamination. RHEED shows a streaky pattern. In the second step, this surface is exposed to low Si atomic flux provided by the effusion cell used for n-type doping of GaAs. This flux is not sufficent to grow a Si buffer layer, but allows the C4-698 JOURNAL DE PHYSIQUE reconstruction of the Si surface ; indeed, after 10 minutes at 600°C, the RHEED diagram consists of sharp and intense lines with a (2 x 2) reconstruction (figure la) that is interpreted as a mixture of (100) on the 15A°thick amorphous layer grown at low temperature and c) after annealing of this layer at 400°C.
-RESULTS AND DISCUSSION
The initial step of GaAs/Si MBE epitaxy generally follows the procedure proposed by Wang
[31 which consists in the growth of a 200 A' thick layer at moderate temperature (300-400°C) and a growth rate (0.1pjm/h).When this procedure is applied, a 3-D nucleation is observed using AES or RHEED GaAs islands nucleate and grow to finally coalesce for a deposited mean thickness of about 200 A' The RHEED diagrams are spotty, denoting surface roughness, and frequently reveal twin spots which are eliminated later on, when the growth is continued at higher temperatures (580°C).
To avoid defect creation at the coalescence stage, a 2D nucleation should be preferred. In addition, it would produce a much smoother surface. A 3D nucleation mechanism can be deviated towards a 2D process by lowering the growth temperature the reduction of the diffusion length of the impinging atoms favors this type of nucleation. The problem, which then arises for GaAs, is that the deposit is no longer monocrystalline and stoichiometric. This is indeed observed experimentally. Figure lb shows that when a 15 A' thick layer of GaAs is grown on a Si surface at low temperature (between 25 and 100°C) the deposit is amorphous, the RHEED diagram showing a diffuse halo. Auger analysis shows an excess As concentration in the layer due to the increase of the sticking coefficient of the As4 molecules evaporated from the effusion cell. 
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This can be rapidly improved by a moderate thermal treatment : between 300°and 400'C, the stoichiometry is restored by evaporation of the excess As (figure 2), and simultaneously, a monocrystalline layer is obtained
The RHEED diagram is a streaky pattern, with an incipient reconstruction devoid of twin spots (figure lc) This result, which has been obtained systematically, demonstrates that the Si substrate is covered up by a very thin GaAs layer with a flat single oriented surface. Usually, such a RHEED diagram is obtained, using standard procedures, after the growth of much thicker ( 2000 A°) layers.
The proposed procedure also applies to the growth of GaAs/(Ca,Sr)F2/Si structures The fluoride layer can be used to reduce the lattice mismatch between Si and GaAs, offering an insulating layer between the semiconductors that could be useful in applications. Here also, after heating at 4000C the 15 A0 thick deposit of GaAs (Ca,Sr)F2 layer ( 103 A') grown on a Si substrate, the resulting layer presents a crystallinity, without surface roughness (figure 3).
[4] also some on a good The lack of twins in thicker layers grown using this nucleation procedure has also been verified using Raman Spectrometry. It has been shown [5] that, under adequate experimental conditions, the twinned volume in a GaAs (100) layer can be measured from the LO (allowed)/ TO (forbidden) phonon ratio. As shown in figure 4 the Raman spectra obtained under those conditions on aGaAs/Si layer exhibit no TO phonon peak, confirming thus that no misoriented twinned regions exist in the GaAs layer. 
